trabucayre changed the topic of #openFPGALoader to: Universal utility for programming FPGA / Github: https://github.com/trabucayre/openFPGALoader/ Logs: https://libera.irclog.whitequark.org/openFPGALoader
Guest26 has joined #openFPGALoader
<Guest26> it is custom board as mentioned in my first messages
<trabucayre> Is it possible to see the schematic? Do you know a similar (lowcost) board with exactly the same FPGA (size+package)?
<trabucayre> It's always more easy to have a physical access to the FPGA to see why it's not working
Guest26 has quit [Ping timeout: 250 seconds]
Guest26 has joined #openFPGALoader
<Guest26> I cant find the clock pin in the constraints file.
<Guest26> what is the pin used as clock?
<Guest26> I mean a clock for SPI
<trabucayre> with Xilinx devices this pin can't be driven directly
<trabucayre> This is done via STARTUPE2 primitive
<Guest26> aha, I know it is hard to know the issue without having the schematic. Unfortiniatly the board I'm worknig on it is not allowed to share its schematic. And I didnt find any custom board until now
<Guest26> any other*
<trabucayre> :-(
<trabucayre> I found one in trenz shop but 83euros without tax and shippment
<trabucayre> or 110euro via aliexpress
<Guest26> this is a schematic
<trabucayre> 135e :-/ (+ 40e for the base board)
<Guest26> I will check which config my board is
<Guest26> IO voltage of the flash is 3.0
<Guest26> VCCO 0 is 3.3
<trabucayre> Ok so there is no specifics needs about bitstream
Guest26 has quit [Ping timeout: 250 seconds]