<Wanda[cis]>
so on one paw, it's a well known fact that all FPGA vendors are in bed with each other
<Wanda[cis]>
on the other paw, nothing could prepare me for looking at a Lattice SCM bitstream and seeing the same bitstream format as Xilinx XC2000.
<Wanda[cis]>
this thing has proper SERDES. it's large enough to overflow the 24-bit length field in the bitstream header of that ancient format. it's from a different vendor. and it's using the same format as the very first FPGA ever built.
_whitelogger has joined #prjcombine
gatecat[m] has joined #prjcombine
<gatecat[m]>
I guess that stems from AT&T originally making Xilinx-compatible parts
<Wanda[cis]>
oh, yes
<Wanda[cis]>
ECP5 is a straight-line descendant of XC2000, after all