<Wanda[cis]>
so ECP4 has a big enough mess in the central + edge clock muxes that it finally convinced me to design some proper general mechanism for clock interconnect instead of handcoding it every time
<Wanda[cis]>
not now though
<Wanda[cis]>
first blood on MachXO (we have reversed one config bit)